Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add detailed docs on how to use Verilog in CV #394

Open
092vk opened this issue Feb 4, 2025 · 1 comment
Open

Add detailed docs on how to use Verilog in CV #394

092vk opened this issue Feb 4, 2025 · 1 comment

Comments

@092vk
Copy link

092vk commented Feb 4, 2025

In Docs add a new section for Verilog .
This will include all the verilog related feature which cv has currently explaining them and user guide on how to use them , with warning about its inconsistencies.

Are you working on this? (Yes/No)

Yes

@092vk
Copy link
Author

092vk commented Feb 4, 2025

@tachyons Kindly assign me this issue.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant