Skip to content

Latest commit

 

History

History
9 lines (7 loc) · 434 Bytes

README.md

File metadata and controls

9 lines (7 loc) · 434 Bytes

RISCVSingleCycleProcessor

A RISC-V Single Cycle Processor which is done in verilog.

Testbench Verification

The following testbench verifies all 20 instrcutions. Twenty points indicates verification for the 20 instructions.

RISCV Single Cycle Processor Diagram