-
Notifications
You must be signed in to change notification settings - Fork 54
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Issues in modification of the Hazard3 ALU code for addition #29
Comments
What are you trying to achieve? If you just modify the result of all |
Hi @Wren6991 , Thanks for replying back. Our objective is to modify the ALU such that I can get the effect of the change in the terminal. And that could be anything, like changing the LSB bit of op_a to 0 or the addition operation or any modification inside the ALU code. The reason I am doing this is because of two reasons:
|
Any pointers on where to start if I want to change the LSB bit of op_a to 0. Will be really helpful. |
You mean you would like to print from software on the processor to stdout? This requires you to run a substantial amount of compiled code, which is not going to tolerate any deviation between the calculation specified in the ISA manual and the actual ALU result. Addition is not just used for If |
If you would like to add new operations with different results, you should add these as custom instructions so that they can be used alongside the standard instructions required by the compiler. Take a look at the code controlled by the You mentioned approximate computing, but as the ALU will still have to implement both the precise and approximate versions of the calculation, I don't expect this would improve your energy per instruction. |
Thanks for the amazing and brief explanation @Wren6991 . One last question: could you please suggest a way so that I can add my own custom instruction in such a way that I won't violate the existing logic? Is there any documentation available? And from a FPGA developer who is quite comfortable with the Verilog, how much time do you think it would take to implement on top of the existing Hazard3 processor modules? |
Yes, you will need to:
You can see an example of all of these if you search for |
@Wren6991 , Thanks alot for the valuable suggestions and comments. This is really helpful for the initial kickstart. |
Hi,
I am quite new to this RISC-V space and trying to understand how the architecture is working. To obtain it, I am attempting to change the ALU addition operation so that it reads op_a + op_b + 5 rather than op_a + op_b. I have tried so many ways to see the effect on the terminal. But it's not displying anything and displaying max cycles reached. Any idea how to modify the existing ALU addition code will be really helpful as the kickstart.
The text was updated successfully, but these errors were encountered: