You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Nov 4, 2021. It is now read-only.
As part of the work in creating Project U-Ray (based on Project X-Ray) the tooling required by end users (such as FPGA RTL developers) have been split from the repo containing the fuzzers and other documentation generation tooling.
This should make it easy to package and is needed for Xilinx 7 series support (with either vpr or nextpnr).
The text was updated successfully, but these errors were encountered:
As part of the work in creating Project U-Ray (based on Project X-Ray) the tooling required by end users (such as FPGA RTL developers) have been split from the repo containing the fuzzers and other documentation generation tooling.
This should make it easy to package and is needed for Xilinx 7 series support (with either vpr or nextpnr).
The text was updated successfully, but these errors were encountered: