-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathcamera_mockup.peri.xml
99 lines (99 loc) · 9.02 KB
/
camera_mockup.peri.xml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="camera_mockup" device_def="T20F169" location="P:\projects\EFINIX\camera_mockup" version="2022.2.322" db_version="20222999" last_change_date="Mon Jun 19 21:39:19 2023" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
<efxpt:device_info>
<efxpt:iobank_info>
<efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
<efxpt:iobank name="1B_1C_1D" iostd="3.3 V LVTTL / LVCMOS"/>
<efxpt:iobank name="1E" iostd="1.8 V LVCMOS"/>
<efxpt:iobank name="2A" iostd="1.2 V"/>
<efxpt:iobank name="2B" iostd="1.2 V"/>
<efxpt:iobank name="3A_3B" iostd="3.3 V LVTTL / LVCMOS"/>
<efxpt:iobank name="3C_3D_3E" iostd="3.3 V LVTTL / LVCMOS"/>
<efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
<efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
<efxpt:iobank name="BR" iostd="1.2 V"/>
<efxpt:iobank name="TL" iostd="1.2 V"/>
<efxpt:iobank name="TR" iostd="1.2 V"/>
</efxpt:iobank_info>
<efxpt:ctrl_info>
<efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
</efxpt:ctrl_info>
</efxpt:device_info>
<efxpt:gpio_info device_def="T20F169">
<efxpt:gpio name="i_mref_clk" gpio_def="GPIOR_81" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:input_config name="i_mref_clk" name_ddio_lo="" conn_type="mipi_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
</efxpt:gpio>
<efxpt:gpio name="ref_clk" gpio_def="GPIOR_76" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:input_config name="ref_clk" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
</efxpt:gpio>
<efxpt:gpio name="scl" gpio_def="GPIOL_20" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:output_config name="scl" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="2"/>
</efxpt:gpio>
<efxpt:gpio name="slv_scl" gpio_def="GPIOL_25" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:input_config name="slv_scl" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="true" ddio_type="none"/>
</efxpt:gpio>
<efxpt:gpio name="slv_sda" gpio_def="GPIOL_24" mode="inout" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:input_config name="slv_sda_in" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
<efxpt:output_config name="slv_sda_out" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
<efxpt:output_enable_config name="slv_sda_oe" is_register="false" clock_name="" is_clock_inverted="false"/>
</efxpt:gpio>
<efxpt:gpio name="user_button0" gpio_def="GPIOL_12" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:input_config name="user_button0" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
</efxpt:gpio>
<efxpt:gpio name="user_button1" gpio_def="GPIOL_13" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:input_config name="user_button1" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="weak pullup" is_schmitt_trigger="false" ddio_type="none"/>
</efxpt:gpio>
<efxpt:gpio name="user_led1" gpio_def="GPIOL_21" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
<efxpt:output_config name="user_led1" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
</efxpt:gpio>
<efxpt:global_unused_config state="input with weak pullup"/>
</efxpt:gpio_info>
<efxpt:pll_info>
<efxpt:pll name="pll_inst1" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="50.0000" multiplier="32" pre_divider="1" post_divider="8" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
<efxpt:output_clock name="pll_inst1_CLKOUT0" number="0" out_divider="2" adv_out_phase_shift="0"/>
<efxpt:output_clock name="pll_inst1_CLKOUT1" number="1" out_divider="20" adv_out_phase_shift="0"/>
<efxpt:output_clock name="pll_inst1_CLKOUT2" number="2" out_divider="200" adv_out_phase_shift="0"/>
<efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
</efxpt:pll>
<efxpt:pll name="tx_esc_pll" pll_def="PLL_TR1" ref_clock_name="" ref_clock_freq="50.0000" multiplier="32" pre_divider="1" post_divider="8" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
<efxpt:output_clock name="tx_esc_clk" number="0" out_divider="10" adv_out_phase_shift="0"/>
<efxpt:output_clock name="tx_pixel_clk" number="1" out_divider="20" adv_out_phase_shift="0"/>
<efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
</efxpt:pll>
</efxpt:pll_info>
<efxpt:lvds_info/>
<efxpt:mipi_info>
<efxpt:mipi name="MIPI_TX1" mipi_def="MIPI_TX1" ops_type="tx">
<efxpt:mtx_info ref_clock_freq="26.0" phy_tx_freq_code="364" is_cont_phy_clocking="false" esc_clock_freq="20.0">
<efxpt:gen_pin>
<efxpt:pin name="tx_pixel_clk" type_name="PIXEL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
<efxpt:pin name="tx_esc_clk" type_name="ESC_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
<efxpt:pin name="MIPI_TX1_DPHY_RSTN" type_name="DPHY_RSTN" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_RSTN" type_name="RSTN" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_VSYNC" type_name="VSYNC" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_HSYNC" type_name="HSYNC" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_VALID" type_name="VALID" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_FRAME_MODE" type_name="FRAME_MODE" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_ULPS_CLK_ENTER" type_name="ULPS_CLK_ENTER" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_ULPS_CLK_EXIT" type_name="ULPS_CLK_EXIT" is_bus="false"/>
<efxpt:pin name="MIPI_TX1_LANES" type_name="LANES" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_HRES" type_name="HRES" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_DATA" type_name="DATA" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_TYPE" type_name="TYPE" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_VC" type_name="VC" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_ULPS_ENTER" type_name="ULPS_ENTER" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_ULPS_EXIT" type_name="ULPS_EXIT" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_TXDP" type_name="TXDP" is_bus="true"/>
<efxpt:pin name="MIPI_TX1_TXDN" type_name="TXDN" is_bus="true"/>
</efxpt:gen_pin>
<efxpt:phy_lane lane_id="0" logical_lane_id="0" is_pn_swap="false"/>
<efxpt:phy_lane lane_id="1" logical_lane_id="1" is_pn_swap="false"/>
<efxpt:phy_lane lane_id="2" logical_lane_id="4" is_pn_swap="false"/>
<efxpt:phy_lane lane_id="3" logical_lane_id="2" is_pn_swap="false"/>
<efxpt:phy_lane lane_id="4" logical_lane_id="3" is_pn_swap="false"/>
<efxpt:tx_timing t_clk_post="6" t_clk_trail="10" t_clk_prepare="4" t_clk_zero="4" t_clk_pre="3" t_hs_prepare="4" t_hs_zero="4" t_hs_trail="17"/>
</efxpt:mtx_info>
</efxpt:mipi>
</efxpt:mipi_info>
<efxpt:jtag_info/>
</efxpt:design_db>