Skip to content

Latest commit

 

History

History
7 lines (6 loc) · 316 Bytes

README.md

File metadata and controls

7 lines (6 loc) · 316 Bytes

AES128 project based on Chisel Project Template

you can generate verilog by use command : sbt "test:runMain AES.testMain --target-dir generated/AES"

or you can set IDEA run configurations: add sbt task -> fill Tasks with "test:runMain AES.testMain --target-dir generated/AES"