-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathuart_16550.yaml
318 lines (318 loc) · 7.2 KB
/
uart_16550.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
block/UART:
description: UART register block, DW_apb_uart
items:
- name: RBR
description: Receiver buffer register. when LCR[7] bit = 0
byte_offset: 0
access: Read
fieldset: RBR
- name: THR
description: Transmitter holding register. when LCR[7] bit = 0
byte_offset: 0
access: Write
fieldset: THR
- name: DLL
description: Divisor latch low. when LCR[7] bit = 1
byte_offset: 0
fieldset: DLL
- name: DLH
description: Divisor latch high. when LCR[7] bit = 1
byte_offset: 4
fieldset: DLH
- name: IER
description: Interrupt enable register. when LCR[7] bit = 0
byte_offset: 4
fieldset: IER
- name: IIR
description: Interrupt identification register.
byte_offset: 8
access: Read
fieldset: IIR
- name: FCR
description: FIFO control register. not available in 16450
byte_offset: 8
fieldset: FCR
- name: LCR
description: Line control register.
byte_offset: 12
fieldset: LCR
- name: MCR
description: Modem control register.
byte_offset: 16
fieldset: MCR
- name: LSR
description: Line status register.
byte_offset: 20
fieldset: LSR
- name: MSR
description: Modem status register.
byte_offset: 24
fieldset: MSR
- name: SCR
description: Scratch register.
byte_offset: 28
fieldset: SCR
fieldset/RBR:
description: Receiver buffer register
fields:
- name: RBR
description: Data
bit_offset: 0
bit_size: 8
fieldset/THR:
description: Transmitter holding register
fields:
- name: THR
description: Data
bit_offset: 0
bit_size: 8
fieldset/DLL:
description: Divisor latch low
fields:
- name: DLL
description: Data
bit_offset: 0
bit_size: 8
fieldset/DLH:
description: Divisor latch high
fields:
- name: DLH
description: Data
bit_offset: 0
bit_size: 8
fieldset/IER:
description: Interrupt enable register
fields:
- name: ERBFI
description: Enable received data available interrupt
bit_offset: 0
bit_size: 1
- name: ETBEI
description: Enable transmitter holding register empty interrupt
bit_offset: 1
bit_size: 1
- name: ELSI
description: Enable receiver line status interrupt
bit_offset: 2
bit_size: 1
- name: EDSSI
description: Enable modem status interrupt
bit_offset: 3
bit_size: 1
fieldset/IIR:
description: Interrupt Identity register
fields:
- name: INTPEND
description: Interrupt pending
bit_offset: 0
bit_size: 1
- name: INTID2
description: Interrupt identification
bit_offset: 1
bit_size: 3
- name: FIFOEN
description: FIFOs enabled
bit_offset: 6
bit_size: 2
fieldset/FCR:
description: FIFO control register
fields:
- name: FIFOEN
description: FIFO enable
bit_offset: 0
bit_size: 1
- name: RFIFOR
description: RCVR FIFO reset
bit_offset: 1
bit_size: 1
- name: XFIFOR
description: XMIT FIFO reset
bit_offset: 2
bit_size: 1
- name: DMAM
description: DMA mode
bit_offset: 3
bit_size: 1
- name: TET
description: TX Empty Trigger
bit_offset: 4
bit_size: 2
- name: RT
description: RCVR Trigger
bit_offset: 6
bit_size: 2
fieldset/LCR:
description: Line control register
fields:
- name: WLS
description: Data length select, aka. CLS, DLS
bit_offset: 0
bit_size: 2
enum: DATA_BITS
- name: STOP
description: Number of stop bits
bit_offset: 2
bit_size: 1
enum: STOP_BITS
- name: PEN
description: Parity enable
bit_offset: 3
bit_size: 1
- name: EPS
description: Even parity select
bit_offset: 4
bit_size: 1
enum: PARITY_SELECT
- name: SP
description: Stick parity (reserved in 16550, read as 0)
bit_offset: 5
bit_size: 1
- name: BC
description: Break control
bit_offset: 6
bit_size: 1
- name: DLAB
description: Divisor latch access bit
bit_offset: 7
bit_size: 1
fieldset/MCR:
description: Modem control register
fields:
- name: DTR
description: Data terminal ready
bit_offset: 0
bit_size: 1
- name: RTS
description: Request to send
bit_offset: 1
bit_size: 1
- name: OUT1
description: Output 1
bit_offset: 2
bit_size: 1
- name: OUT2
description: Output 2
bit_offset: 3
bit_size: 1
- name: LB
description: Loopback mode, aka. LOOP
bit_offset: 4
bit_size: 1
- name: AFCE
description: Auto flow control enable
bit_offset: 5
bit_size: 1
- name: SIRE
description: SIR mode enable
bit_offset: 6
bit_size: 1
fieldset/LSR:
description: Line status register
fields:
- name: DR
description: Data ready
bit_offset: 0
bit_size: 1
- name: OE
description: Overrun error
bit_offset: 1
bit_size: 1
- name: PE
description: Parity error
bit_offset: 2
bit_size: 1
- name: FE
description: Framing error
bit_offset: 3
bit_size: 1
- name: BI
description: Break interrupt
bit_offset: 4
bit_size: 1
- name: THRE
description: Transmitter holding register empty
bit_offset: 5
bit_size: 1
- name: TEMT
description: Transmitter empty
bit_offset: 6
bit_size: 1
- name: RFE
description: Receiver FIFO error
bit_offset: 7
bit_size: 1
fieldset/MSR:
description: Modem status register
fields:
- name: DCTS
description: Delta clear to send
bit_offset: 0
bit_size: 1
- name: DDSR
description: Delta data set ready
bit_offset: 1
bit_size: 1
- name: TERI
description: Trailing edge ring indicator
bit_offset: 2
bit_size: 1
- name: DDCD
description: Delta data carrier detect
bit_offset: 3
bit_size: 1
- name: CTS
description: Clear to send
bit_offset: 4
bit_size: 1
- name: DSR
description: Data set ready
bit_offset: 5
bit_size: 1
- name: RI
description: Ring indicator
bit_offset: 6
bit_size: 1
- name: DCD
description: Data carrier detect
bit_offset: 7
bit_size: 1
fieldset/SCR:
description: Scratch register
fields:
- name: SCR
description: Data
bit_offset: 0
bit_size: 8
enum/DATA_BITS:
bit_size: 2
variants:
- name: Bit5
description: 5 bits
value: 0b00
- name: Bit6
description: 6 bits
value: 0b01
- name: Bit7
description: 7 bits
value: 0b10
- name: Bit8
description: 8 bits
value: 0b11
enum/STOP_BITS:
bit_size: 1
variants:
- name: Stop1
description: 1 stop bit
value: 0
- name: Stop2
description: 2 stop bits (1.5 when 5 bits)
value: 1
enum/PARITY_SELECT:
bit_size: 1
variants:
- name: Odd
description: Odd parity (one)
value: 0
- name: Even
description: Even parity (zero)
value: 1