TOPICS.md

1. Intro verilog: a) always @(posedge clk) b) registers c) counter

2. Wires, assign, &, ~

3. If statement, a little more on sequential logic, initialization

4. Modules, defaults, wires proper to wire them up

5. more wires, more modules. just have fun

2nd Mini project : melody generator sequencer