Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Run linter in CI #47

Open
hasheddan opened this issue Oct 22, 2023 · 0 comments
Open

Run linter in CI #47

hasheddan opened this issue Oct 22, 2023 · 0 comments
Assignees
@hasheddan

Comments

@hasheddan
Copy link
Contributor

Currently there are no linting rules applied to Verilog RTL files. We should standardize on a tool and ruleset, then block merging PRs if linter fails.
@hasheddan hasheddan self-assigned this Oct 22, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@hasheddan hasheddan

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@hasheddan