-
Notifications
You must be signed in to change notification settings - Fork 12
Whetstone results
This page stores various results obtained from running the Whetstone benchmark included in this package. Bold text indicates the best result from a given compiler.
Jump to: Laptops and Portables, Desktops/PCs, Workstations
The ToughBook U1 is a unique and highly ruggedized UMPC released by Panasonic in 2008, and built around Intel's hyper-threaded "Silverthorne" Atom microprocessor, featuring a 32 KiB instruction cache and a 24 KiB data cache, along with a unified 512 KiB secondary cache. The Z520 model featured in the U1 has a 1.33 GHz clock frequency, and is connected to an Intel US15W System Controller Hub using a 533 MHz front-side bus. The US15W SCH features an integrated memory controller connected to 1 GiB of on-board DDR2 memory, likely with 533 MT/s data rate, though 400 MT/s is possible. All tests are performed under Windows XP with the Cygwin environment, on a system not specifically configured for benchmarking.
Options | Duration | Rating |
---|---|---|
none | 31 seconds | 322.6 MWIPS |
-O1 |
26 seconds | 384.6 MWIPS |
-O2 |
15 seconds | 666.7 MWIPS |
-O3 |
14 seconds | 714.3 MWIPS |
-Ofast |
6 seconds | 1666.7 MWIPS |
Options | Duration | Rating |
---|---|---|
none | 1292 seconds | 77.4 MWIPS |
-O1 |
779 seconds | 128.4 MWIPS |
-O2 |
686 seconds | 145.8 MWIPS |
-O3 |
633 seconds | 158.0 MWIPS |
-Ofast |
281 seconds | 355.9 MWIPS |
Released in late 2006 as one of Lenovo's first entries into the United States market under their own name; a fairly average entry-level PC built around AMD's dual-core Athlon 64 X2 microprocessor with 64+64 KiB shared instruction and data caches, 512 KiB per-core second level cache and a 2 GHz clock frequency (model 3800+). All tests are performed under CentOS 7.5.1804 on a system not specifically configured for benchmarking.
All results reflect single-threaded execution. This version of Whetstone does not take any advantage of multi-core processors.
Options | Duration | Rating |
---|---|---|
none | 16 seconds | 1562.5 MWIPS |
-O1 |
10 seconds | 2500.0 MWIPS |
-O2 |
7 seconds | 3571.4 MWIPS |
-O3 |
6 seconds | 4166.7 MWIPS |
Options | Duration | Rating |
---|---|---|
none | 196 seconds | 510.2 MWIPS |
-O1 |
151 seconds | 662.3 MWIPS |
-O2 |
137 seconds | 729.9 MWIPS |
-O3 |
136 seconds | 735.3 MWIPS |
Note: 100,000 loop results omitted due to possible inaccuracy
Note: -Ofast
omitted due to possible over-optimization affecting program output
A mid-range Unix workstation released in 1999, based on HP's indigenous PA-8500 microprocessor with 1 MiB of on-die data cache, 512 KiB of on-die instruction cache and a clock frequency of 400 MHz. All tests are performed under HP-UX 11.11 (11i v1) on a system not specifically configured for benchmarking.
Options | Duration | Rating |
---|---|---|
none | 76 seconds | 131.6 MWIPS |
+O1 |
59 seconds | 169.5 MWIPS |
+O2 |
40 seconds | 250.0 MWIPS |
+O3 |
27 seconds | 370.4 MWIPS |
+O4 |
27 seconds | 370.4 MWIPS |
-fast |
11 seconds | 909.1 MWIPS |
Options | Duration | Rating |
---|---|---|
none | 478 seconds | 52.3 MWIPS |
+O1 |
429 seconds | 58.3 MWIPS |
+O2 |
381 seconds | 65.6 MWIPS |
+O3 |
350 seconds | 71.4 MWIPS |
+O4 |
351 seconds | 71.2 MWIPS |
-fast |
28 seconds | 892.9 MWIPS |
Note: -fast
may be over-optimizing
Note: HP C +O2
is roughly equivalent to GCC -O1
Options | Duration | Rating |
---|---|---|
none | 69 seconds | 144.9 MWIPS |
-O1 |
45 seconds | 222.2 MWIPS |
-O2 |
31 seconds | 322.6 MWIPS |
-O3 |
26 seconds | 384.6 MWIPS |
-O3 -ffast-math |
24 seconds | 416.7 MWIPS |
Note: -Ofast
is only available in GCC >=4.7