This is the MIPS architecture implemented in Verilog. This was the project for the course "Computer Architecture Lab" at Shiraz University, Fall 2021.
The supported instructions are listed (along with their opcodes) in the "instructions_opcode" file.