Skip to content

BellssGit/Lattice_ECP5_Core_Board_With_DDR3

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Lattice_ECP5_Core_Board_With_DDR3

A 6 layer Board, Using Lattice LFE5U-25F-BGA256 FPGA with 32bit wide DDR3 memory.

board

Connectivity:

  1. 8 Channel LVDS working up to 800Mbps per channel
  2. 24bit RGB display or general IO
  3. FT232H with FT245 FIFO support

On Board memory:

  1. 128Mbit Flash
  2. 2x2Gbit 16x2bit wide DDR3 memory

A blog post about this board (Chinese Only)

Releases

No releases published

Packages

No packages published