Renamed add_constraint as add_cons

PyFPGA · Jun 24, 2024 · 33ea70b · 33ea70b
1 parent 57149f8
commit 33ea70b
Show file tree

Hide file tree

Showing 5 changed files with 12 additions and 12 deletions.
diff --git a/README.md b/README.md
@@ -27,7 +27,7 @@ prj = Vivado('example')
 prj.set_part('xc7z010-1-clg400')
 prj.add_vlog('location1/*.v')
 prj.add_vlog('location2/top.v')
-prj.add_constraint('location3/example.xdc')
+prj.add_cons('location3/example.xdc')
 prj.set_top('Top')
 prj.make()
 ```

diff --git a/examples/vivado/vivado.py b/examples/vivado/vivado.py
@@ -27,9 +27,9 @@
     prj.add_vlog('../sources/slog/*.sv')
 if args.source in ['vlog', 'slog']:
     prj.add_define('DEFINE', '1')
-prj.add_constraint('sources/zybo/timing.xdc', 'syn')
-prj.add_constraint('sources/zybo/clk.xdc', 'par')
-prj.add_constraint('sources/zybo/led.xdc', 'par')
+prj.add_cons('sources/zybo/timing.xdc', 'syn')
+prj.add_cons('sources/zybo/clk.xdc', 'par')
+prj.add_cons('sources/zybo/led.xdc', 'par')
 prj.set_top('Top')
 
 if args.action in ['make', 'all']:

diff --git a/pyfpga/project.py b/pyfpga/project.py
@@ -114,7 +114,7 @@ def add_vlog(self, pathname):
         self.logger.debug('Executing add_vlog')
         self._add_file(pathname, 'vlog')
 
-    def add_constraint(self, path, when='all'):
+    def add_cons(self, path, when='all'):
         """Add a constraint file.
 
         :param pathname: path of a file
@@ -123,7 +123,7 @@ def add_constraint(self, path, when='all'):
         :type only: str, optional
         :raises FileNotFoundError: if path is not found
         """
-        self.logger.debug('Executing add_constraint')
+        self.logger.debug('Executing add_cons')
         path = Path(path).resolve()
         if not path.is_file():
             raise FileNotFoundError(path)

diff --git a/tests/test_data.py b/tests/test_data.py
@@ -70,9 +70,9 @@ def test_data():
     prj.add_slog('fakedata/**/*.sv')
     prj.add_vhdl('fakedata/**/*.vhdl', 'LIB')
     prj.add_vlog('fakedata/**/*.v')
-    prj.add_constraint('fakedata/cons/all.xdc')
-    prj.add_constraint('fakedata/cons/syn.xdc', 'syn')
-    prj.add_constraint('fakedata/cons/par.xdc', 'par')
+    prj.add_cons('fakedata/cons/all.xdc')
+    prj.add_cons('fakedata/cons/syn.xdc', 'syn')
+    prj.add_cons('fakedata/cons/par.xdc', 'par')
     prj.add_param('PAR1', 'VAL1')
     prj.add_param('PAR2', 'VAL2')
     prj.add_param('PAR3', 'VAL3')

diff --git a/tests/test_vivado.py b/tests/test_vivado.py
@@ -11,9 +11,9 @@ def test_vivado():
     prj.add_slog('fakedata/**/*.sv')
     prj.add_vhdl('fakedata/**/*.vhdl', 'LIB')
     prj.add_vlog('fakedata/**/*.v')
-    prj.add_constraint('fakedata/cons/all.xdc')
-    prj.add_constraint('fakedata/cons/syn.xdc', 'syn')
-    prj.add_constraint('fakedata/cons/par.xdc', 'par')
+    prj.add_cons('fakedata/cons/all.xdc')
+    prj.add_cons('fakedata/cons/syn.xdc', 'syn')
+    prj.add_cons('fakedata/cons/par.xdc', 'par')
     prj.add_param('PAR1', 'VAL1')
     prj.add_param('PAR2', 'VAL2')
     prj.add_define('DEF1', 'VAL1')