Skip to content

Commit

Permalink
Move example diagram to top level
Browse files Browse the repository at this point in the history
Signed-off-by: Daniel Lim Wee Soong <[email protected]>
  • Loading branch information
daniellimws committed May 21, 2020
1 parent 409a3da commit 9851aa5
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -91,7 +91,7 @@ Check out the [examples](https://sphinxcontrib-verilog-diagrams.readthedocs.io/e

Here is a diagram of a 4-bit carry chain.

![4-bit carry chain](diagrams/carry4-flatten.svg)
![4-bit carry chain](./carry4-flatten.svg)


## Licence
Expand Down
File renamed without changes

0 comments on commit 9851aa5

Please sign in to comment.