Skip to content

Issues: VHDL/Interfaces

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

AXI4 Terminology update
#28 opened May 22, 2023 by JimLewis
Alternatives to master <-> slave
#27 opened Jul 8, 2020 by eine
Avalon-ST Accepting PR Internal Mainly internal interface between components. Request: New Interface Add an interface not listed yet. SoC Bus Architecture Streaming
#25 opened Jul 5, 2020 by Paebbels Backlog
Avalon-MM Accepting PR Internal Mainly internal interface between components. Memory-Mapped Request: New Interface Add an interface not listed yet. SoC Bus Architecture
#24 opened Jul 5, 2020 by Paebbels Backlog
WB - Wishbone Accepting PR Internal Mainly internal interface between components. Memory-Mapped Request: New Interface Add an interface not listed yet. SoC Bus Architecture
#23 opened Jul 5, 2020 by Paebbels Backlog
DP - Display Port Accepting PR Request: New Interface Add an interface not listed yet. Video Video/graphics or monitor interface
#19 opened Jul 5, 2020 by Paebbels Backlog
HDMI - High-Definition Multimedia Interface Accepting PR Embedded: I²C This interface has an embedded I²C interface. Request: New Interface Add an interface not listed yet. Video Video/graphics or monitor interface
#18 opened Jul 5, 2020 by Paebbels Backlog
DVI - Digital Visual Interface Accepting PR Embedded: I²C This interface has an embedded I²C interface. Request: New Interface Add an interface not listed yet. Video Video/graphics or monitor interface
#17 opened Jul 5, 2020 by Paebbels Backlog
Release plan v1.0 Release Plan
#6 opened Jul 4, 2020 by Paebbels
35 of 65 tasks
v1.0
ProTip! Find all open issues with in progress development work with linked:pr.