Skip to content

Pull requests: YosysHQ/yosys

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Verilog file list suport
#4926 opened Mar 3, 2025 by JasonBrave Loading…
feat: Allow full constant wrapping for hilomap
#4923 opened Feb 28, 2025 by KelvinChung2000 Loading…
Add selectors for cell type properties status-needs-review Status: Needs reviewers to move forward
#4910 opened Feb 21, 2025 by KrystalDelusion Loading…
share: add -pattern-limit to limit analysis effort
#4904 opened Feb 14, 2025 by widlarizer Loading…
1 task
write_xaiger: Detect and error on combinatorial loops merge-soon Merge: PR will be merged at the end of the next work day unless concerns are raised
#4898 opened Feb 13, 2025 by Anhijkt Loading…
Add -blackbox option to cutpoint pass
#4854 opened Jan 16, 2025 by KrystalDelusion Loading…
Update ALU MULT mode in gowin to match nextpnr merge-soon Merge: PR will be merged at the end of the next work day unless concerns are raised
#4827 opened Dec 23, 2024 by aerkiaga Loading…
Add $macc_v2 merge-after-release Merge: PR should not be included in the next release
#4818 opened Dec 13, 2024 by povik Loading…
13 of 14 tasks
Add -blackbox option to setundef pass status-superseded Status: Work continues in a different PR or was made redundant
#4812 opened Dec 10, 2024 by KrystalDelusion Loading…
2 of 3 tasks
qlf_k6n10f: leave unused clocks disconnected
#4796 opened Dec 3, 2024 by Ravenslofty Loading…
Refactor full_selection
#4768 opened Nov 25, 2024 by KrystalDelusion Loading…
2 of 4 tasks
Add Optimization Barriers
#4763 opened Nov 20, 2024 by georgerennie Loading…
write_verilog: Lower $bwmux in expr mode
#4752 opened Nov 15, 2024 by povik Loading…
ProTip! Find all pull requests that aren't related to any open issues with -linked:issue.