Add support for Avnet LX9 Microboard

fusesoc · Oct 23, 2018 · 461868f · 461868f
1 parent c3041dd
commit 461868f
Show file tree

Hide file tree

Showing 3 changed files with 30 additions and 0 deletions.
diff --git a/README.md b/README.md
@@ -54,3 +54,7 @@ https://www.crowdsupply.com/tinyfpga/tinyfpga-bx
 ### de0_nano
 
 https://www.terasic.com.tw/cgi-bin/page/archive.pl?No=593
+
+### lx9_microboard
+
+https://www.avnet.com/shop/us/products/avnet-engineering-services/aes-s6mb-lx9-g-3074457345628965461/
diff --git a/blinky.core b/blinky.core
@@ -6,17 +6,23 @@ filesets:
     files:
       - de0_nano/de0_nano.sdc : {file_type : SDC}
       - de0_nano/pinmap.tcl   : {file_type: tclSource}
+
+  lx9_microboard:
+    files: [lx9_microboard/blinky.ucf : {file_type : UCF}]
+
   rtl:
     files: [blinky.v : {file_type : verilogSource}]
 
   proginfo:
     files: [sw/proginfo.py : {file_type : user, copyto : proginfo.py}]
+
   tb:
     files: [blinky_tb.v : {file_type : verilogSource}]
     depend: [vlog_tb_utils]
 
   tinyfpga_bx:
     files: [tinyfpga_bx/pinout.pcf : {file_type : PCF}]
+
 targets:
   default:
     filesets : [rtl]
@@ -31,6 +37,18 @@ targets:
         device : EP4CE22F17C6
     toplevel: blinky
 
+  lx9_microboard:
+    default_tool : ise
+    filesets : [rtl, lx9_microboard]
+    parameters : [clk_freq_hz=40000000]
+    tools:
+      ise:
+        family  : Spartan6
+        device  : xc6slx9
+        package : csg324
+        speed   : -2
+    toplevel : blinky
+
   sim:
     default_tool: icarus
     filesets : [rtl, tb]

diff --git a/lx9_microboard/blinky.ucf b/lx9_microboard/blinky.ucf
@@ -0,0 +1,8 @@
+CONFIG VCCAUX=3.3;
+
+NET clk LOC = V10 | IOSTANDARD = LVCMOS33;
+
+NET clk TNM_NET = clk;
+TIMESPEC TS_USER_CLOCK = PERIOD clk 40000 kHz;
+
+NET q LOC = P4 | IOSTANDARD = LVCMOS18;