Skip to content
View jwd83's full-sized avatar
:octocat:
Working from home ☕ 🧦
:octocat:
Working from home ☕ 🧦

Organizations

@AyrscottLLC

Block or report jwd83

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

DOOM Open Source Release

C++ 15,198 2,566 Updated May 24, 2024

Learn how to build our own RV32I core and use it on FPGA.

Python 93 7 Updated Jan 11, 2025

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,475 583 Updated Feb 21, 2025

Solutions to HDLBits

SystemVerilog 1 Updated Dec 23, 2024
F# 1 Updated Jan 9, 2025

Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k and Mega 138K Pro FPGA

VHDL 80 11 Updated Feb 25, 2025

Atari 2600 VCS core for the Tang Nano 9k Nano 20K Primer 20k Primer 25K, Mega 60k and Mega 138K Pro FPGA

VHDL 19 3 Updated Feb 1, 2025

Commodore VIC20 core for the Tang Nano 9k Nano 20k Primer 20k Primer 25k Mega 60k Mega138k Pro FPGA

VHDL 14 1 Updated Feb 9, 2025

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,307 785 Updated Jun 27, 2024

A self-contained online book containing a library of FPGA design modules and related coding/design guides.

HTML 417 43 Updated Sep 13, 2024

Verilog AXI components for FPGA implementation

Verilog 1,617 475 Updated Dec 7, 2023

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 2 Updated Oct 20, 2024

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 539 71 Updated Feb 25, 2025
SystemVerilog 4 1 Updated Nov 8, 2024

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 1,818 436 Updated Feb 12, 2025

SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.

SystemVerilog 209 43 Updated Aug 25, 2020

Integrated set of Django applications addressing authentication, registration, account management as well as 3rd party (social) account authentication.

Python 9,787 3,072 Updated Feb 24, 2025

dj-stripe automatically syncs your Stripe Data to your local database as pre-implemented Django Models allowing you to use the Django ORM, in your code, to work with the data making it easier and f…

Python 1,682 497 Updated Feb 1, 2025

YaSaas is a flexible foundation for entrepreneurs looking to monetize their data. A free and flexible SaaS boilerplate built on Django REST Framework and React, it integrates Stripe subscriptions s…

TypeScript 101 23 Updated Nov 12, 2024

Simple Python version management

Roff 40,937 3,119 Updated Feb 14, 2025

Realtime Viewer Mandelbrot set with Python and Taichi (cpu, opengl, cuda, vulkan, metal)

Python 43 18 Updated Nov 30, 2021

My mutli-game prototyping environment for Python and PyGame

Python 1 1 Updated Feb 21, 2025

Next Generation IDE for Electronics Development

C# 40 4 Updated Feb 14, 2025

Super Nintendo Entertainment System for Tang FPGA boards

Verilog 211 25 Updated Feb 22, 2025

A collection of my solutions for the exercises given in The C Programming Language by Brian W. Kernighan and Dennis M. Richie.

C 1 Updated May 16, 2023

Snake as a pure javascript game in HTML canvas

JavaScript 1 Updated Aug 31, 2023
Python 1 Updated Feb 15, 2024

Minimal CSS Framework for semantic HTML

CSS 14,371 425 Updated Nov 25, 2024

A node.js version management utility for Windows. Ironically written in Go.

Go 39,681 3,452 Updated Jan 8, 2025
Next
Showing results