Skip to content

[manuf] enable use of two different root CAs during perso #2044

[manuf] enable use of two different root CAs during perso

[manuf] enable use of two different root CAs during perso #2044

Triggered via pull request November 20, 2024 07:01
Status Failure
Total duration 1h 24m 15s
Artifacts 30

ci.yml

on: pull_request
Earl Grey for CW340  /  Build bitstream
1m 52s
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1m 41s
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW310  /  Build bitstream
1m 50s
Earl Grey for CW310 / Build bitstream
Lint (slow)
13m 16s
Lint (slow)
Airgapped build
9m 5s
Airgapped build
Verible lint
1m 3s
Verible lint
Verilated English Breakfast
7m 56s
Verilated English Breakfast
CW305's Bitstream
20m 43s
CW305's Bitstream
Build Docker Containers
3m 4s
Build Docker Containers
Build and test software
14m 24s
Build and test software
CW340 Test ROM Tests  /  FPGA test
8m 34s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
2m 6s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
6m 57s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
19m 6s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
7m 6s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
7m 32s
CW340 Manufacturing Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
22m 19s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
25m 45s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
24m 57s
CW310 Manufacturing Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
3m 25s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
50m 47s
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
5m 36s
CW310 ROM_EXT Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
41s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

4 errors
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 1.
CW310 SiVal Tests / FPGA test
Process completed with exit code 3.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.38 MB
execute_manuf_fpga_tests_cw310-targets
623 Bytes
execute_manuf_fpga_tests_cw310-test-results
56.9 KB
execute_manuf_fpga_tests_cw340-targets
280 Bytes
execute_manuf_fpga_tests_cw340-test-results
16.4 KB
execute_rom_ext_fpga_tests_cw310-targets
491 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
7.72 KB
execute_rom_ext_fpga_tests_cw340-targets
234 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
1.63 KB
execute_rom_fpga_tests_cw310-targets
2.32 KB
execute_rom_fpga_tests_cw310-test-results
64.4 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
200 Bytes
execute_sival_fpga_tests_cw310-targets
765 Bytes
execute_sival_fpga_tests_cw310-test-results
35.8 KB
execute_sival_fpga_tests_cw340-targets
443 Bytes
execute_sival_fpga_tests_cw340-test-results
30.3 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
1.75 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
152 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
275 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
11.9 KB
execute_test_rom_fpga_tests_cw310-targets
337 Bytes
execute_test_rom_fpga_tests_cw310-test-results
6.96 KB
execute_test_rom_fpga_tests_cw340-targets
352 Bytes
execute_test_rom_fpga_tests_cw340-test-results
48.4 KB
partial-build-bin-chip_earlgrey_cw310
6.01 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
6.04 MB
partial-build-bin-chip_earlgrey_cw340
9.31 MB
sw_build_test-test-results
59.6 KB
verilated_englishbreakfast
6.55 MB