Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

TCAM memory RTL generator v2.0 #15

Open
wants to merge 41 commits into
base: main
Choose a base branch
from

Conversation

usman1515
Copy link
Collaborator

This PR will add the feature of generating TCAM memory blocks and various wrapper configurations using python library migen.

Following changes were made.

  • created class andGate.
  • created class priorityEncoder.
  • created class tcamMemBlock7x64.
  • created class tcamMemTopWrapper.
  • created main mainTcamMemTopWrapper.py.
  • updated .pylintrc config file.

The original method for generating RTL exists as well and will be removed in a future PR once migen based generated RTL is satisfactory.
Testbench generation using migen is a work in progress and will also be added in a future PR.

@usman1515 usman1515 requested a review from sajjadahmed677 March 7, 2023 05:53
@usman1515 usman1515 self-assigned this Mar 7, 2023
@zeeshanrafique23 zeeshanrafique23 added the enhancement New feature or request label Feb 3, 2024
@zeeshanrafique23
Copy link
Member

@sajjadahmed677 Are we planning to merge this PR soon? Before merge I would suggest to make a relase of exsisting version.

@sajjadahmed677
Copy link
Collaborator

Hi Zeeshan,

This needs a thorough testing and consideration whether we should include this or explore more ways for rtl generation along with support of flexible TCAM configurations.
Let me Test it and then we can decide.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants