target/riscv: support deprecated user interrupt registers

target/riscv: support deprecated user interrupt registers #1170