Pinned Loading
-
ConvCoTM_Inference_Accelerator
ConvCoTM_Inference_Accelerator PublicVHDL code for an FPGA implementation of a Convolutional Coalesced Tsetlin Machine-based Image Classification Accelerator
C 2
-
ConvCoTM-FPGA-28x28
ConvCoTM-FPGA-28x28 PublicVHDL code for an FPGA implementation of a Convolutional Coalesced Tsetlin Machine-based Image Classification Accelerator with On-Device Training
C 2
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.