Skip to content
View tanmayaeron's full-sized avatar

Block or report tanmayaeron

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
tanmayaeron/README.md

Hi there 👋, I'm Tanmay

Github stats Top Languages Card

Pinned Loading

  1. RISC-V_Simulator RISC-V_Simulator Public

    It is a python-based RISC-V ISA simulator that simulates machine and assembly instructions on 32-bit machine. Various Cache replacement and branch prediction mechanisms are present for user to sele…

    Python 8 6

  2. AIMS AIMS Public

    Academic Information Management System. Multi User database for an academic institute with various constraints generally present in an institute. Implemented using stored procedures and triggers in…

    PLpgSQL

  3. MSTeamsClone MSTeamsClone Public

    make realtime video chat web

    EJS 1

  4. Reinforcement-Learning Reinforcement-Learning Public

    Implements various RL algorithms on some of the OpenAI Gym Environments

    Jupyter Notebook

  5. INTER_IIT_9.0_Bridgei2i INTER_IIT_9.0_Bridgei2i Public

    Forked from Abhishek9934/INTER_IIT_9.0_Bridgei2i

    Jupyter Notebook

  6. FPGA FPGA Public

    It is FPGA modelled using Verilog. Logic Tiles and Switch Boxes are used as components. Configuration file to use it as 4 bit adder, 8 to1 encoder and 4 bit synchronous counter are included.

    Verilog