Skip to content

v1.0

Latest
Compare
Choose a tag to compare
@zeeshanrafique23 zeeshanrafique23 released this 25 Sep 12:58
· 1 commit to master since this release
0477b03

This is the stable version of RISC-V 32-bit base Integer ISA circuit implementation on Logisim. This implementation can help the beginners of RISC-V to get started. The circuit includes

  • PC
  • Register File
  • ALU
  • ALU Control
  • Control Unit
  • Immediate generation
  • Memories (data and inst)

riscv-top