Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

arch-riscv: default disable vs bit, set misa with B-ext, update ref-so #164

Merged
merged 1 commit into from
Aug 22, 2024

Conversation

tastynoob
Copy link
Collaborator

No description provided.

@tastynoob tastynoob force-pushed the sync-with-nemu branch 2 times, most recently from c4db87f to 44b4e34 Compare August 20, 2024 08:27
src/arch/riscv/isa.cc Outdated Show resolved Hide resolved
@tastynoob tastynoob merged commit 4cdd62e into xs-dev Aug 22, 2024
5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants