Skip to content

Releases: YosysHQ/prjtrellis

Release 1.4

16 May 11:51
f1e5710
Compare
Choose a tag to compare

Improvements to MachXO2/3 support.

Release 1.3

21 Feb 10:53
Compare
Choose a tag to compare

Adding the split-SLICE routing graph generation option as required for latest nextpnr.

Release 1.2.1

22 Feb 07:11
3ae21cf
Compare
Choose a tag to compare

Bump vendored pybind11 version for Python 3.11 support.

Release 1.2

16 Feb 08:23
2f06397
Compare
Choose a tag to compare

for nextpnr 0.2

Release 1.1

28 Sep 08:35
03e0070
Compare
Choose a tag to compare
Merge pull request #178 from ngi-nix/fixnogit

Fix building without git

Stable Release 1.0

28 Feb 20:22
9216745
Compare
Choose a tag to compare

This first stable release of Trellis contains a reasonable set of ECP5 data and support code, including:

  • All logic tile functionality and routing
  • Majority of IO and IOLOGIC (DDR, gearboxes, etc) routing and config
  • All block RAM routing and config
  • Global clock routing
  • Gigabit transceivers (DCUs)
  • PLLs, clock dividers, internal oscillator, DQSBUF, DDRDLL, other misc blocks
  • Tools for packing/unpacking bitstreams and calculating PLL configs
  • Utility functions for building PnR databases and rendering database as HTML