This repository has been archived by the owner on Dec 13, 2022. It is now read-only.

Example SystemVerilog output from SilverOak stage 1 #951

Draft

blaxill wants to merge 1 commit into project-oak:main from blaxill:example_generated_sv

Contributor

blaxill commented Oct 5, 2021 •

edited

Loading

Not intended to be merged, just to show generated SystemVerilog


          Example output

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

None yet