Opensource DDR3 Controller
-
Updated
Nov 17, 2024 - Verilog
Opensource DDR3 Controller
A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
mirror of https://git.elphel.com/Elphel/eddr3
This is not Linux kernel maintainer's tree, but an open-source work in progress. Officially maintained repositories are under kernel.org (Samsung SoC, memory controller drivers etc.).
A bare-metal SRAM memory controller suitable for Xilinx FPGAs.
The Enhanced SRAM Controller handles secure, efficient memory operations with features like burst mode, error correction, power-saving, and clock domain crossing. It’s perfect for applications requiring robust and reliable memory handling.
Behavioral architecture of a read/write cycle controller for a DRAM chip.
🛠 A SDRAM controller in Verilog HDL
Add a description, image, and links to the memory-controller topic page so that developers can more easily learn about it.
To associate your repository with the memory-controller topic, visit your repo's landing page and select "manage topics."